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MOSFET EŞİK GERİLİMİNİ ELDE ETMEK İÇİN ÖNERİLEN YENİ 
YÖNTEMLER İLE VTH ÇIKTISI VEREN DEVRE YAPILARI 
ÖZET 
 
MOSFET modellenmesinde çok önemli bir yer taşıyan eşik gerilimi, yapılan bir çok 
deney sonucu matematiksel olarak hesaplanabilirken aynı zamanda çıkışında direk 
VTH’i veren basit devre yapıları ile de elde edilebilir.  Bu çalışmada, kuvvetli-evirtim, 
lineer bölge, karakteristiklerine dayalı yeni eşik gerilimi elde etme yöntemleri 
önerilmiş ve bu yöntemlere dayanarak çıkışlarında NMOS ve PMOS transistörler 
için eşik gerilimi veren devrelerin tasarlanması anlatılmıştır.  
Önerilen yöntem temelde, analog bir yapı ile gerçeklenen aritmetik işlemin sonucuna 
dayandırılmıştır. Tasarlanan devrelerde belli amaçlarla kullanılan yardımcı elemanlar 
mevcuttur. Bunlardan bir tanesi MOS transistörün lineer bölgede çalışmasını 
sağlayan OPAMP elemanıdır. Temel aritmetik işlemi elde etmemizi sağlayan diğer 
bir yardımcı eleman ise DDA’dir. Gerçeklenen aritmetik işleme göre yöntemi iki ana 
başlık altında toplanabiliriz;1)Basit aritmetik işlem ve 2)Genelleştirilmiş aritmetik 
işlem. Basit aritmetik işlemde önerilen devre yapıları “2VGS1-VGS2” işlemini 
gerçekler. Genelleştirilmiş işlemde ise gerçeklenmesi gereken denklem “aVGS1-
bVGS2”’dir.  
Her bir aritmetik işlem için devre farklı şekillerde tasarlanabilir. Buna dayanarak 
geliştirilmiş tasarım metodları, “sabit boyut-orantılı akım” (IDPC), “sabit akım-
orantılı boyut” (ICPD) ve “aynı oranlı akım-boyut” (Flexible) olarak üç başlık 
altında toplanabilir. Önerilen devreler yardımıyla, eşik gerilimi NMOS ve PMOS 
transistörler için ayrı ayrı elde edilmiştir. VTN için VSS, VTP için ise toprak referans 
alınarak sonuçlar elde edilmiştir. Cadence-SpectreS ile yapılan simülasyonlar MOS 
transistorlerin eşik geriliminin tasarlanan yeni devreler ile % 1 veya % 0.8 hata ile 
elde edilebildiğini göstermiştir.  
Tez kapsamında eşik gerilimi çıktısı veren devreler mobilite etkisi , kanal boyu 
modülasyonu, boyut uyuşmazlığı ve gövde etkisi gibi ikinci dereceden etkiler göz 
önüne alınarak analiz edilmiştir.  
Devreler besleme gerilimi değişimlerinden az etkilenir ve sıcağa lineer olarak 
değişen bağımlılık gösterirler. NMOS eşik geriliminin sıcaklıkla negatif, PMOS eşik 
geriliminin sıcaklıkla pozitif olarak değişmesinden yararlanarak, sıcaklık katsayıları 
sırasıyla 1.99mV/oC ve -1.42 mV/oC olan PTAT ve CTAT sıcaklık sensörleri 
tasarlanmıştır. Yine aynı özellik  yardımıyla, OPAMP toplayıcı yapısı kullanılarak 
sıcaklık ve besleme gerilimi değişimlerinden bağımsız bir gerilim referans devresi 
önerilmiş ve deney sonuçları ile desteklenmiştir. 
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NEW MOSFET THRESHOLD VOLTAGE EXTRACTION METHODS AND 
EXTRACTORS 
SUMMARY 
The threshold voltage value, which is the most important electrical parameter in 
modeling MOSFETs, can be extracted from either measured drain current or 
capacitance characteristics, using a single or more transistors. Practical circuits based 
on some of the most common methods are also available to automatically and 
quickly measure the threshold voltage. We have presented the existing methods 
which obtain threshold voltage of MOSFETs in two ways: Current/Voltage 
Measurement and Automatic Extraction.   
In this thesis, new threshold voltage extraction methods based on the strong-
inversion characteristic are proposed and the development of the NMOS and PMOS 
threshold voltage extractors implementing new methods is described. Proposed 
extraction method is based on an arithmetic operation which is classified into basic 
and generalized arithmetic operation schemes. Different implementations for each 
operation scheme such as IDPC (identical current-proportional dimensions), ICPD 
(identical dimensions-proportional current) and Flexible (proportional dimensions-
proportional currents) method have been discussed and the effect of nonidealities 
such as mobility reduction, channel-length modulation, mismatch, and body effect 
has been analyzed.  
Auxiliary components are needed to perform design conditions. DDA operates as an 
arithmetic processor to precisely implement multiplication by two and subtraction as 
needed for extrapolation and OPAMP is used to bias transistors in triode region. The 
Cadence-SpectreS simulations confirm that threshold voltage of an MOS transistor 
can be extracted with % 1 veya % 0.8 errors automatically using the VTH extractor, 
without any need of calculation and delay. The extracted VTH for NMOS and PMOS 
is referenced to VSS and ground respectively. Experimental results have indicated 
that the accuracy of this method is as good as the complicated and tedious numerical 
method.  
Additional applications such as temperature measurement where the VTH extractor 
can be used either as a PTAT sensor or as a CTAT with small values of temperature 
coefficients (-1.42 mV/oC and 1.99 mV/oC, respectively), and voltage reference 
circuit which is independent of temperature and supply voltage fluctuation, are 
presented. 
 
 
 1 
1. INTRODUCTION 
The threshold voltage, VTH, is a fundamental parameter for MOSFET modeling and 
characterization. There exist numerous methods to extract the value of threshold 
voltage such as extraction from either measured drain current or capacitance 
characteristics, using a single or more transistors. These conventional methods 
require typically over 30 measurements as a consequence, they are very time 
consuming. Practical circuits called “extractors” based on some of the most common 
methods are also available to quickly obtain the threshold voltage. Extractor circuits 
capable of determining VTH automatically have received considerable attention 
because they not only greatly facilitate device characterization and process 
monitoring, but also enable on-chip temperature sensing and reference voltage 
generation. 
In order to comprehend process dependency of threshold voltage, structure of the 
MOSFETs is given and determination of VTH is discussed. After that, the overview 
of existing methods of determining the threshold voltage of MOSFETs are presented 
to put emphasize on the subject. In this thesis, new threshold voltage extraction 
methods based on the strong-inversion characteristic are proposed and the 
development of the NMOS and PMOS threshold voltage extractors implementing 
these methods is described. Different implementations have been discussed and the 
effect of nonidealities such as mobility reduction, channel-length modulation, 
mismatch, body effect and temperatures has been analyzed.      
1.1 Metal Oxide Semiconductor  
MOS transistor is a four terminal component, namely, the gate (G), substrate or bulk 
(B), source (S) and drain (D). Selecting the substrate as the reference terminal, we 
can define three independent port voltages called source voltage Vs, drain voltage Vd 
and gate voltage Vg. 
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Because the gate-substrate voltage controls the channel current between drain–source 
junctions, this component is also called IGFET (Insulated Gate Field Effect 
Transistor). Nowadays, highly doped polycrystalline silicon is preferred instead of 
suitable metal for gate electrode.  
The structure depicted in Figure 1.1 is called an n-channel MOSFET because the 
channel charge is due to electrons. Alternatively, a p-channel MOSFET is obtained 
by forming two p+n junctions on an n-type substrate. In n-channel MOSFET the 
drain is defined as the terminal with more positive voltage, in p-channel MOSFET, 
its definitions is just the opposite.  
1.1.1 Structure of the MOSFET 
As shown in Figure 1.1 the basic silicon substructure of the metal-oxide 
semiconductor transistor (MOSFET) consists of two n+p junctions built on p-type 
silicon substrate and a surface space-charge region between two. A conductive gate 
electrode and an underling film of insulating SiO2 from the superstructure by which 
the transversal boundary field (EX(0)) at the surface can be controlled. The two 
junctions, being non-forward biased are not electrically interconnected unless this 
field induces sufficiently large population of electrons in the surface space-charge 
region. This region is called as “channel” and is present by the help of transversal 
boundary field which exists because of the positive gate bias. When such a channel 
of electrons is present, an external bias between the two junctions creates a channel 
current from drain to source. This current can be modulated by the gate-substrate 
voltage because the latter controls, which, in turn, controls the electron concentration 
in the channel. 
Apart from ideal, in MOS transistors (here NMOS) channel will exists with the help 
of gate source voltage larger then a certain value. The minimum gate-source voltage 
which helps to produce of the drain-source channel is called “Threshold Voltage 
(VTH)”. For NMOS transistor, VGS should be larger than VTH (VGS>VTH), if chosen 
smaller channel will not arise. 
VTH threshold voltage strongly depends on the type of the semi-conductor, doping 
concentration, type of the gate conductor and process conditions. 
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Figure 1.1: Structure of MOSFET. 
Assuming that VGS>VTH, current to voltage characteristics will be different in two 
regions: “Linear Region” and “Saturation Region” in Figure 1.2. In Linear region 
conductivity of the channel will be linear to VGS. 
)
2
VVV(VI DSTHGSDSD −−β=                   (1.1) 
 In saturation region, current will be independent of the changes in VDS voltage for a 
constant VGS, because current is saturated. 
2
THGSD )VV(2I −
β
=                   (1.2) 
1.1.2 Threshold Voltage of MOSFET 
Threshold voltage of MOSFET can be explained as “the condition in which minority 
carriers (electrons in the case of an n-channel MOSFET) have the same 
concentration as the dopants at the surface”. The expression of NMOS threshold 
voltage is, 
[ ]FFBS0THTH 2)2V(VV φ−φ+γ+=                          (1.3) 
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Figure 1.2: MOS transistor ID-VDS characteristics. 
 
Figure 1.3: MOS transistor ID-VGS characteristic. 
 for PMOS, 
[ ])2()2V(VV FFS0THTH φ−−φ−−γ−=               (1.4) 
As
OX
Nq2
C
1
ε=γ                     (1.5) 
where Fφ  is Fermi Potential, γ  is body factor and Vs is source voltage. The VTH0 
represents the threshold voltage for Vs=0 and is called “Zero-bias threshold”. In the 
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most popular of the present-day families, the CMOS, VTH0 is expected to be in the 
range of 0.5- 1.0 V for n-channel MOSFET and in the range of -0.5 to -1.0 V for p-
channel MOSFET. 
1.2 Threshold Voltage Determinations 
The threshold voltage, VTH, is a fundamental parameter for MOSFET modeling and 
characterization. This parameter, which represents the onset of significant drain 
current flow, has been given several definitions, but it may be essentially understood 
as the gate voltage value at which the transition between weak and strong inversion 
takes place in the MOSFET channel. 
There exist numerous methods to extract the value of threshold voltage such as 
extraction from either measured drain current or capacitance characteristics, using a 
single or more transistors. Practical circuits based on some of the most common 
methods are also available to automatically and quickly extracts the threshold 
voltage.  
1.2.1 Existing Threshold Voltage Extraction Methods 
Determining threshold voltage of a MOSFET transistor can be separated essentially 
in two: 
1. Measurement Methods: 
i. Classical Graphical Method of determining threshold voltage that uses 
approximation of VTH=VGS at very low currents (graphical method). 
This method is simple and quick but not accurate.  
ii. Indirect Mathematical Extraction of VTH from a series of current/ 
voltage measurements (numerical method). This method is more 
accurate but can be time-consuming and expensive. 
2. Automatic Extraction Circuits: 
These methods generate VTH of MOSFET with the use of extractor circuits 
which generates the value of VTP or VTN at the output directly. This method 
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can be more accurate, quick and simple when compared with measurement 
methods. 
1.2.1.1 Measurement Methods  
The greater part of the methods available to determine VTH are based on the 
measurement of the static transfer drain current versus gate voltage (ID–VGS) 
characteristics of a single transistor. Most of these ID–VGS methods use the strong 
inversion region while only a few consider the weak inversion region. Extraction is 
mostly done using low drain voltages so that the device operates in the linear region. 
However, VTH extraction with the device operating in saturation is also frequently 
carried out. [11] 
The existing methods of determining VTH voltage by the help of measurement are: 
1. Linear Region: The transistor is biased in linear region ( VDS< VGS-VTH) 
i. Constant current (CC) method, which defines VTH as the gate voltage 
corresponding to a certain predefined practical constant drain current 
when VDS<100mV. 
ii. Extrapolation in the linear region (ELR) method, which finds the gate 
voltage axis intercept of the linear extrapolation of the ID-VGS 
characteristics at its maximum first derivative (slope) point. VTH is 
calculated by adding VDS/2 to the result. 
iii. Transconductance linear extrapolation (GMLE) method, which finds 
the gate voltage axis intercept of the linear extrapolation of the gm-VGS 
characteristics at its maximum first derivative (slope) point. 
iv. Second derivative (SD) method, which determines VTH at the maximum 
of the SD of ID with respect to VGS. 
v.  Ratio method (RM), which finds the gate voltage axis intercept of the 
ratio of the drain current to the square root of the transconductance. 
This VTH includes mobility degration and parasitic capacitances. 
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vi. Transition method, which uses the sub-threshold-to-strong inversion 
transition region of the MOSFET’s transfer characteristics to extract the 
threshold voltage. It is based on an auxiliary operator (G1) that involves 
integration of the drain current as a function of gate voltage. 
vii. Integral method, which is insensitive to the effect of drain and source 
parasitic series resistances. It was demonstrated that substituting the 
necessary values of voltage and current in an integral function (D). 
This method evaluates the threshold voltage by doing a curve fitting of 
function D1. 
viii.  Corsi function method, which is implemented on the plot of the Corsi 
function versus VGS of MOSFET for several arbitrary values of Vp. 
This method evaluates the threshold voltage by finding the plot for 
which the minimum just disappears and for this particular case Vp=VTH. 
ix. Second derivative logarithmic (SDL) method, which determines VTH at 
the minimum of the SD of log (ID)–VGS.  
x. Linear cofactor difference operator (LCDO) method, which is 
implemented on the plot of function DI∆ versus VGS of MOSFET. 
xi. Non-linear optimization, which extracts VTH based on optimization 
techniques applied to the MOSFET current-voltage characteristics. 
2. Saturation Region: The transistor is biased in saturation (VDS >VGS-VTH) 
i.  Extrapolation in the saturation region (ESR) method, which finds the 
gate voltage axis intercept of the linear extrapolation of the DI –VGS 
characteristics at its maximum first derivative (slope) point.  
ii.  G1 function extraction method implemented using the plot of the G1 
function versus DI . This method consists of finding the gate-voltage 
axis intercept of the linear extrapolation of the DI –VGS curve. 
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1.2.1.2 Automatic Extraction Circuits 
Conventional (numerical and graphical) methods require typically over 30 
measurements of the drain current at different gate-source voltages and as a 
consequence, they are very time consuming. Therefore, circuits capable of providing 
an accurate VTH in the form of electrical voltage, which are known as “VTH 
extractors”, arise as very useful blocks, not only for design engineers, but also for 
process engineers. 
1.2.2 Overview of Existing VTH Extractor Circuits  
Because of the need of VTH for MOS technology and their applications, there are 
several proposed VTH extraction circuits. The extraction circuits are capable of 
obtaining threshold voltage of either NMOS or PMOS transistors as a difference of 
output voltages or as its output voltage. 
 In the following, the overview of the existing VTH extraction circuits is presented. 
• In 1992, Z. Wang presented a family of circuits based on square-law 
characteristics that directly produce an output voltage equal to VTH, the 
threshold voltage of an MOSFET transistor. This is advantageous for device 
characterization, compared to the usual method employing linear regression, 
because the extractor circuit requires only a single measurement and it 
eliminates numerical calculations. [16] 
       
Figure 1.4: Basic VTH extractor presented by Z. Wang. 
VTH can be obtained directly from Vo and VB. The corresponding circuit 
implementations are shown in Figure 1.5 (a) and (b), and referred to as 
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incremental (VTH+ extractor) and decrimental (VTH- extractor) respectively. 
[16] 
    
(a)                                                          (b) 
Figure 1.5: Corresponding VTH extractor presented by Z. Wang. 
The same method can be used by the help of nxn2 transistor arrays with and 
without current mirrors. Transistor array is equal to a single MOS transistor 
with reduced K and increased VTH. 
• In 1993, a circuit which improves Z. Wang’s circuit is presented by M.G. 
Johnson. A three-terminal modified VTH extractor design obtains ground-
referenced output voltage equal to VTH with inclusion of self-bias and a 
differential amplifier built from two NMOS transistors. [11] 
 
Figure 1.6: Improved VTH extractor presented by M.G. Johnson. 
• In 2003, a new VTH extraction method is presented by C. Pope, A.M. 
Manolescu. VTN extractor circuit is implemented which directly generate the 
value of the threshold voltage by taking the weight difference between gate-
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source voltages of MOS transistors working in saturation with different 
effective gate-source voltages.[13] 
 
Figure 1.7: Basic VTH extractor presented by C. Popa, A. M. Manolescu. 
• The proposed VTH structure in 2001 by Fikos and Siskos combines a simple 
low voltage VTH extracting block and novel feedback, to achieve 
independence of the output from the supply voltage, low current consumption 
(therefore, low power consumption), accuracy of the extracted threshold 
voltage toward supply voltage variations and compensation of body effect 
and transistor mismatch. [9]. 
 
Figure 1.8: The proposed VTH extractor structure by Fikos and Siskos. 
• In 2004, new extractor circuits which directly produce output voltages equal 
to VTH with a single measurement without traditionally numerical 
calculations are presented. Input-free NMOS and PMOS VTH extractor 
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circuits use cascaded structure to eliminate the error caused by body 
effect.[17] 
        
Figure 1.9: Presented NMOS and PMOS extractors Y. Wang and G. Tarr. 
The extracted VTN for NMOS is referenced to ground while the extracted 
absolute value of VTP for PMOS is referenced to VDD using additional PMOS 
difference amplifier. [17] 
• Z. Wang developed one of the preliminary VTH extractor circuits, which 
worked on the assumptions of square law behavior of long channel MOSFET 
devices with no body effects. If his technique is applied to an n-well CMOS 
process, one will be able to extract the VTH of a PMOS device, but VTH 
extraction of an NMOS device will be inaccurate due to body effect on the 
NMOS devices. 
 
Figure 1.10: The improved VTH extractor structure by Sengupta. 
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In an n-well CMOS process, Z. Wang’s technique is modified for accurate 
VTH extraction of the NMOS device by Sengupta, and the proposed circuit in 
2004 is shown in Figure 1.10. In this structure, the bulks of all the NMOS and 
PMOS devices are tied to ground and VDD respectively, and the threshold 
voltage of M2 is extracted as the VTH of the NMOS device. [15] 
• Filanovsky have proposed another implementation of circuit that extracts        
-VTN in 1997 and implemented it with a VTP extractor on the same chip. [5] 
 
Figure 1.11: (-VTN) extractor presented by Filonovsky. 
• In 2000, Çilingiroğlu and Hoon have given another look in VTH extraction 
that combines both auto biasing and extraction of MOSFETs. Extractor 
circuit implements the most popular industrial extraction algorithm of biasing 
a saturated MOSFET to the linear portion of its’ DI , versus VGS 
characteristic, and extrapolating the tangential line to VGS axis.  
 
Figure 1.12: VTH extractor presented by Çilingiroğlu and Hoon. 
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With appropriate modifications, the architecture can also serve as an extractor 
implementing the linear method. The proposed architecture is applicable to 
both PMOS and NMOS on the same chip, and generates the value of as a 
voltage with respect to the appropriate rail. [4]. 
• In 1997, Filonovsky presented a circuit for transistors of both polarities but 
the precision of measurements is different. When the configuration is used 
with transistors having bulk-to-source connection then good measurements 
can be performed in a wide range of transistor currents. If the topology is 
used with transistors having the common bulk the measurements are distorted 
by the body effect and a small error can be obtained in a smaller (compared 
with the Johnson’s circuit) range of transistor currents. [7] 
 
Figure 1.13: VTN extractor presented by Filonovsky. 
 
Figure 1.14: VTP extractor presented by Filonovsky. 
The circuits employ a specially arranged series connection of three transistors 
where the middle transistor is in linear operation and external transistors are 
in saturation. [7] 
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Most of the proposed extractors emulate the saturation method so proposed circuits 
are alternative to these methods that directly generate the value of VTH based on 
strong-inversion characteristic. 
In this thesis, we present design details and experimental evaluation of two new 
classes of extractor circuits that can extract VTP or VTN. In Chapter 2, the principle is 
described and the implementation of the VTH extractors is presented in Chapter 3. 
The effect of the transistor nonidealities such as mobility reduction, channel-length 
modulation, device mismatch, and temperature dependency on the performance of 
VTH extraction is discussed in detail in Chapter 4. Experimental results, which 
strongly demonstrate the advantage of using the VTH extractors in VTH extractions 
over the complicated and tedious numerical method, are presented in Chapter5. 
Additionally in Chapter 6, several interesting applications of the proposed VTH 
extractor circuits are described, including MOS transistor characterization, voltage 
reference circuit, PTAT and CTAT sensors for temperature measurement and a 
square-root circuit. Finally, layouts of sample circuits for proposed extractors are 
shown in Chapter 7. 
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2. PRINCIPLE OF THE NEW EXTRACTION METHOD  
In this work, a new VTH extraction scheme is proposed and new VTH extractor 
circuits based on this principle are designed with the help of MOSFETs biased in 
linear region and obtains VTH at the output, directly. 
This VTH extraction scheme is based on a simple arithmetic operation which gives 
VTH by neglecting second-order effects. In order to eliminate plus term VDS/2 at the 
end of the operation, coming from strong-inversion characteristics, proportional 
drain-source voltages are used.   
The architecture of the presented circuit is shown in Figure 2.1. 
 
Figure 2.1: Basic scheme of VTH extraction. 
The explanation of the proposed architecture is given based on NMOS structure. We 
use two NMOSs biased with small VDS1 and VDS2 (proportional with VDS1) voltages 
with the help of OPAMP which receives I1 and I2 (proportional with I1) and develop 
gate-source voltages of VGS1 and VGS2, respectively.  
2
VV
V
IV 1DS1TH
1DS1
1
1GS ++β=                                                     (2.1) 
 16 
2
VV
V
IV 2DS2TH
2DS2
2
2GS ++β=                                               (2.2)  
Arithmetic operation block is formed with a DDA (or cascaded DDAs) performing 
the arithmetic operation which yields VTH when design conditions are achieved. 
We will realize the arithmetic operation scheme in two ways: 
1. Basic Arithmetic Operation: This is the basic operation “2VGS1-VGS2”. 
2. Generalized Arithmetic Operation: This is the generalization of the basic 
operation “aVGS1-bVGS2”. 
There are two main design parameters in both extraction schemes:  
1. Drain currents (I) of MOS devices.  
2. Dimensions (β ) of MOS devices. 
The new VTH extraction technique can be separated into three, depending on the 
design parameters defined above. 
1. Identical Dimensions- Proportional Currents (IDPC) Method. 
2. Identical Currents –Proportional Dimensions (ICPD) Method. 
3. Flexible Design Method 
Notice that, the use of “Proportional VDS” voltages, which eliminates the plus term 
extracted with VTH, is common to all methods. 
Alternatively, the same principle is applicable to PMOS triode transistors with 
appropriate modifications for reversal polarities. 
2.1 Basic Arithmetic Operation Scheme 
The Basic Arithmetic Operation scheme performs the “2VGS1-VGS2” arithmetic 
operation with the use of 1DS2DS V2V =  to realize VTH without a plus term at the 
output. 
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Arithmetic operation block is formed with a DDA performing the arithmetic 
operation “VO=2VGS1-VGS2” which yields VTH when design conditions are achieved. 
 
Figure 2.2: Basic Arithmetic Operation Scheme in VTH extraction. 
2.1.1 Identical Dimensions- Proportional Currents (IDPC) Method 
The first extraction method assumes that MN1 and MN2 are identical ( β=β=β 21 ) 
and drain currents of devices are proportional to each other.  
VDS voltages are chosen as, 1DS2DS V2V = .  
In case of 12 I4I = , VGS voltages are written by rearranging equations (2.1) and (2.2) 
as, 
2
VV
V
IV 1DSTH
1DS
1
1GS ++β=                  (2.3) 
2
V2V
V2
I4V 1DSTH
1DS
1
2GS ++
⋅β=                        (2.4) 
At the output of the DDA, the arithmetic operation, 
 2GS1GSO VV2V −=                                      (2.5) 
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is realized. When equations (2.3), (2.4) and (2.5) are used, VTH is achieved at the 
output of the DDA, as shown below. 
THO
1DS
TH
1DS
11DS
TH
1DS
1
O
2GS1GSO
VV
2
V2V
V2
I4
2
VV
V
I2V
VV2V
=






++
⋅β−




++β=
−=
                       (2.6) 
This result is obtained under the assumption below. 
TH2TH1TH VVV ==                     (2.7) 
2.1.2 Identical Currents –Proportional Dimensions (ICPD) Method 
Here, we assume that transistor (MN1 and MN2) dimensions are proportional 
( 21 4β=β ) and drain currents are identical. 
Drain-source voltages are chosen as, 1DS2DS V2V = . 
In case of 12 II = , VGS voltages are obtained by rewriting equations (2.1) and (2.2). 
2
VV
V4
IV 1DSTH
1DS2
1
1GS ++
⋅β=                 (2.8) 
2
V2V
V2
IV 1DSTH
1DS2
1
2GS ++
⋅β=                (2.9) 
The DDA supplies the arithmetic operation of (2.5), so by using equations (2.8) and 
(2.9) we obtain VTH at the output. 
VTHV
2
V2V
V2
I
2
VV
V4
I2V
VV2V
O
1DS
TH
1DS2
11DS
TH
1DS2
1
O
2GS1GSO
=






++
⋅β−




++
⋅β=
−=
                     (2.10) 
This result is performed under the assumption in equation (2.10). 
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2.1.3 Flexible Design Method 
The extraction method can also be called “Proportional Dimensions-Proportional 
Current”. The assumption is that, both transistors should have the same proportion in 
current and dimension. 
The chosen proportion is 2 which means that 21 2β=β  and 12 I2I =  to be able to 
realize design conditions, 
VDS voltages are chosen as, 1DS2DS V2V = .  
In case of defined conditions, VGS voltages are written by rearranging equations (2.1) 
and (2.2) as, 
2
VV
V.2
IV 1DSTH
1DS
1
1GS ++β=               (2.11) 
2
V2V
V2
I2V 1DSTH
1DS
1
2GS ++
⋅β=                      (2.12) 
At the output of the DDA, the arithmetic operation, 
 2GS1GSO VV2V −=                                    (2.13) 
is realized with the help of (2.11) and (1.12) and VTH is achieved as an output (2.14). 
THO
1DS
TH
1DS
11DS
TH
1DS
1
O
2GS1GSO
VV
2
V2V
V2
I4
2
VV
V
I2V
VV2V
=






++
⋅β−




++β=
−=
                     (2.14) 
This result is obtained under the assumption below. 
TH2TH1TH VVV ==                   (2.15) 
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2.2 Generalized Arithmetic Operation Scheme 
We have proven that VTH can be extracted from the simple arithmetic operation in 
(2.5). Here, we will show that we can also obtain VTH by using a more general 
arithmetic operation. 
 
Figure 2.3: Generalized Arithmetic Operation Scheme in VTH extraction. 
The arithmetic operation is changed into, 
2GS1GSO bVaVV −=   (a and  b are integer numbers)                   (2.16) 
We assume that MN1 and MN2 are proportional ( 21 mβ=β ), as well as the drain bias 
currents ( 12 kII = ). We use proportional VDS voltages ( 1DS2DS nVV = ) to eliminate 
the positive term appearing at the end of the operation. During design, m, k and n 
must be chosen appropriately. 
In this generalized approach, VGS expressions are obtained as follows. 
2
VV
Vm
IV 1DSTH
1DS2
1
1GS ++
⋅β=                    (2.17)                        
2
nVV
nV
kIV 1DSTH
1DS2
1
2GS ++
⋅β=               (2.18) 
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The result of the generalized arithmetic operation is, 
• if  a > b, 
THO
1DS
TH
1DS2
11DS
TH
1DS2
1
O
2GS1GSO
VV
2
nVV
nV
kIb
2
VV
Vm
I
aV
bVaVV
=






++
⋅β−




++
⋅β=
−=
                  (2.19) 
• if  a < b, 
THO VV −=                 (2.20) 
Then,  
VO = (a-b) VTH                     (2.21) 
is obtained, if the conditions below are fulfilled. 
n
kb
m
a ⋅
=                         (2.22) 
nba ⋅=                          (2.23) 
From (2.22) and (2.23), the following condition is also obtained: 
2nmk =⋅                           (2.24) 
All design methods, IDPC, ICPD and Flexible method can be applied to this type of 
extraction scheme. 
A design example 
If VO = VTH is desired, a=3, b=2 can be selected. Then, n will be equal to 3/2 from 
(2.18) and  
4
9
mk =⋅  from (2.19), which means
4
9
I
I
2
1
1
2
=β
β
⋅ . Using the following 
proposed methods, new extractors can be designed separately, with the use of 
appropriate devices to realize required conditions. 
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• Choosing identical transistors and 
4
9
I
I
1
2
=  ratio as the proportion of currents. 
(IDPC method) 
• Current sources are chosen equal to each other and transistor dimension ratio 
is
4
9
2
1
=β
β
. (ICPD method)  
• Both Current sources and dimension ratio of transistors are chosen the same, 
2
3
I
I
1
2
=  and 
2
3
2
1
=β
β
. (Flexible Design)  
In following Chapter 3, you can find brief design implementation details using 
generalized arithmetic operation scheme. 
In this section, new VTH extraction methods based on arithmetic operation are 
presented. The arithmetic operation scheme is examined two ways such as basic and 
generalized each using three different methods. These methods which depend on 
biasing the MOSFETs in triode region are IDPC method, ICPD method and Flexible 
Method, respectively. All these methods utilize the DDA functional block to realize 
the required arithmetic operation.   
We have also mentioned that, the arithmetic operation which helps to extract VTH are 
examined in two ways named basic and generalized operation schemes. Extractor 
circuits which realize both basic and generalized operation have been implemented in 
Chapter 3. 
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3. DEVELOPMENT OF VTH EXTRACTORS 
As mentioned before, VTH is an important parameter in MOSFET operation so we 
want to extract VTH of MOSFETs to use for different purposes. 
We have proved in Chapter 2 that, VTH of MOS (for both polarities) can be extracted 
with the help of new presented method. New VTH extractor circuits are designed 
based on these methods. All proposed methods use common idea of the arithmetic 
operation obtained with the help of  auxiliary components. 
In this section, we will first give detailed design of auxiliary components and then 
explain the extractor circuit implementations based on the new methods explained in 
Chapter 2.  
The main idea used by the proposed extractors is the realization of the arithmetic 
operation which yields VTH at the output, under some matching conditions. By the 
use of small VDS voltages, the additional terms dependent on VDS voltage will be 
eliminated by the help of arithmetic operation and the output will be independent of 
VDS1 and VDS2. In addition to basic arithmetic operation realizing “VO =2VGS1- VGS2”, 
the idea of “generalized operation” is confirmed with designs realizing “Vo=3VGS1-
2VGS2=VTH” and “Vo=4VGS1- 3VGS2=VTH” by the use of appropriate proportion for 
applied drain-source voltage. 
3.1 Implementation of  Auxiliary Components of VTH Extractors  
In the VTH extractor circuits, proposed here, there are two auxiliary components; 
1. OPAMP  
2. DDA  
3. Simple Voltage Divider 
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which help to obtain VTH as an output. 
3.1.1 OPAMP (Operational Amplifier) Design 
In VTH extractor, a basic two-stage operational amplifier is used to bias the MOSFET 
in linear region. We use the advantage of the node relations of OPAMP to keep the 
VDS of the MOSFET at a desired. 
       
Figure 3.1: Block diagram of OPAMP (a) for NMOS bias (b) for PMOS bias. 
Node relations of OPAMP are, 
NP VV =                    (3.1) 
0ii pn ==                   (3.2) 
)VV.(AV NPVO −=                  (3.3) 
The open-loop voltage gain of the amplifier is calculated with the help of calculation 
of the voltage-gains of two stages separately and multiplication of the results. 
4o2o
1m
1V gg
gA
+
=                   (3.4) 
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7o8o
8m
2V gg
gA
+
=                  (3.5) 
At the end of multiplication (3.6) is obtained. 
2V1VV A.AA =                  (3.6)  
The implementation of amplifier is shown in Figure 3.2. 
 
Figure 3.2: Schematic of Operational Amplifier. 
Table 3.1: Transistor Ratios of OPAMP 
Transistor Type W(µ m) L(µ m) 
M1 PMOS 13 8 
M2 PMOS 13 8 
M3 NMOS 10 8 
M4 NMOS 10 8 
M5 PMOS 12 4 
M6 PMOS 12 4 
M7 PMOS 23 4 
M8 NMOS 40 8 
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PMOS transistor based input stage is formed to perform design conditions. The bias 
current is chosen A2µ  and transistor aspect ratios are listed in Table 3.1. The current 
mirroring ratio is 2.  
In order to determine the input range designed OPAMP, it is configured as a buffer. 
The simulation results in Figure 3.3 show that the relation (3.1) is valid between         
-2.5V and 1.8V because of the limitation coming from PMOS-input pair. 
 
Figure 3.3: Transfer characteristic of OPAMP configured as a buffer 
3.1.2 Design of DDA (Differential Difference Amplifier) 
The Differential Difference amplifier (DDA), whose symbol is shown in Figure 3.4, 
is a useful CMOS analog building block.  
 
Figure 3.4: Block diagram of Differential Difference Amplifier. 
DDA is an extension to the concept of the operational amplifier. Analogous to an 
ideal operational amplifier, an ideal DDA with negative feedback has a non-inverting 
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input port (Vpp and Vpn) and an inverting input port (Vnp and Vnn), and (Vpp-Vpn) 
is equal to (Vnp-Vnn). Therefore, the output voltage (Vo) of an ideal DDA is written 
in (3.7). 
[ ] ∞→−−−= VNNNPPNPPVO Awith)VV()VV(.AV                            (3.7) 
In VTH extractor design, we realize the arithmetic operation with the help of “DDA 
based analog adder” applying Vpn =V1, Vnp=V2, Vnn=V3, Vpp=Vo (with negative 
feedback) as shown in Figure 3.5. 
 
Figure 3.5: DDA Adder/Subtractor. 
The arithmetic operation realized by DDA Adder is shown in (3.8), 
321O VVVV −+=                                (3.8) 
Note that not only no additional components are needed, but also high input 
impedances are achieved. Some special functions can therefore be realized by this 
circuit.  
The required basic mathematical expression “2VGS1-VGS2” is realized by connecting 
VGS1 to both V1 and V2 and applying VGS2 to V3 node. 
The realization of the DDA is almost the same as that of the OPAMP, but the DDA 
uses two input differential pairs instead of one. (See Figure 3.6) 
The transistor dimensions are listed in Table 3.2. The bias currents (IB) are chosen 
35 Aµ . 
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Figure 3.6: Implementation of DDA Circuit. 
The experimental result of DDA adder with following inputs is shown in Figure3.7. 
Vin1 is a 1V-amplitude sinusoidal input at 1 KHz; Vin2 is a 500mV-amplitude 
sinusoidal input at 1 KHz. All inputs have the DC levels -1V. The operation is Vout = 
2Vin1-Vin2. The result is equal to 1.5V-amplitude sinusoidal output with -1V DC 
level.   
 
Figure 3.7: Simulation result of DDA adder realizing the arithmetic operation 
VO=2Vin1-Vin2. 
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Table 3.2: Transistor Ratios of DDA Adder. 
Transistor Type W(µ m) L( µ m) 
M1 PMOS 28 16 
M2 PMOS 28 16 
M3 PMOS 28 16 
M4 PMOS 28 16 
M5 PMOS 25 8 
M6 PMOS 25 8 
M7 PMOS 25 8 
M8 PMOS 25 8 
M9 NMOS 6 2 
M10 NMOS 6 2 
M11 NMOS 6 2 
M12 NMOS 3 2 
M13 NMOS 3 2 
3.1.3 Simple Voltage Divider Design 
We have dwelled upon that small drain-source voltages are applied to the negative 
inputs of the OPAMPs order to bias transistors in triode region. When they are biased 
in triode, the proportional usage of drain source voltages will eliminate the VDS 
related term at the output. As a result we can say, the proportion between VDS1 and 
VDS2 is one of the most important design conditions to obtain VTH. 
In proposed extractor implementation, VDS1 and VDS2 can be formed to be applied 
either separately or single from one bias with the use of a voltage divider given in 
Figure 3.8. 
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Figure 3.8 Different implementations of Voltage divider 
3.2 Implementation of VTH Extractors Based on Basic Arithmetic Operation 
All VTH extractors, designed in this section, are based on the arithmetic operation 
“2VGS1-VGS2” which is commonly used in existing methods. 
3.2.1 NMOS VTH Extractor Circuits  
VTH extractor extracts the threshold voltage of a NMOS device which is also called 
VTN extractor. (See Figure 3.9) Three new VTN extractor circuit design details, based 
on the methods described in Chapter 2, are given in this section. 
 
Figure 3.9: Realizing NMOS VTH Extractor 
To obtain VTH as an output, MN1 and MN2 are biased to operate in strong-inversion 
(triode) region. Drain currents of transistors can be written as, 
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DS
DS
NTHGSD V).2
VVV.(I −−β=                (3.9) 
VTN extraction scheme is formed by two biased NMOS which receives bias currents 
ID1 and ID2, and develop the gate-source voltages VGS1 and VGS2, respectively.  
MN1 and MN2 are forced to operate in triode region with the help of DC voltages VDS1 
and VDS2 which applied to the positive inputs of  OPAMPs. A simple voltage divider 
circuit, shown in Figure 3.8 (a), is used to apply drain-source voltages. 
The DDA based adder satisfies the output voltage equal to “Vo = 2VGS1- VGS2” and 
this directly yields VTH voltage. This result is obtained under the assumption of 
VTH1= VTH2= VTH.  
The transistor level schematic of VTN extractor is given in Figure 3.10. 
3.2.1.1 VTN Extractor Circuit Based on IDPC Method 
Assuming that MN1 and MN2 are matched (MN); the implementation of the extractor 
is given in Figure 3.11. MN1 supplies the unit current I. Four units of this device are 
combined to construct the scaled current source of MN2. We use proportional VDS 
voltages to eliminate plus term extracted at the end of the operation at DDA.  
 
Figure 3.11: Schematic of VTN Extractor based on IDPC Method 
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Figure 3.10: Schematic of VTN Extractor 
The conditions 1DS2DS V2V = , β=β=β 21  and 12 I4I =  are formed as in Figure3.11. 
Additionally, W/L ratios of the chosen transistors are listed in Table 3.3.  
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Table 3.3: Transistor Ratios of VTN Extractor based on IDPC Method 
Device Type W(µ m) L(µ m) 
MN1 NMOS 5 1 
MN2 NMOS 5 1 
The extracted VTN after simulation is 830mV at 25ºC where operation point 
information gives 840.1mV, when unit current is chosen 5µA. The result is obtained 
with %1.2 relative error. (Please see Chapter 5 for detailed results) 
3.2.1.2 VTN Extractor Circuit Based on ICPD Method 
In identical-currents design, the aspects of two transistors are chosen proportional. 
The implementation of the circuit is shown in Figure 3.12. MN2 has the unit 
dimension ofβ . Four units of this device are combined to construct MN1. Here, 
proportional VDS voltages are used to be able to extract VTH directly. 
 Figure 3.12: Schematic of VTN Extractor based on ICPD Method 
Assuming the conditions 1DS2DS V2V = , 21 4β=β  and 12 II =  are formed. (See Figure 
3.12). W/L ratios and current sources listed in Table 3.4. 
The extracted VTN after simulation is 830mV while the DC operation gives the value 
840.1mV, when current I is chosen 20µA. So the result is obtained with %1.2 error. 
(Please see Chapter 5 for detailed information) 
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Table 3.4: Transistor Ratios of VTN Extractor based on ICPD Method 
Device Type W(µ m) L(µ m) 
MN1 NMOS 20 1 
MN2 NMOS 5 1 
3.2.1.3 VTN Extractor Circuit Based on Flexible Method 
In Flexible design, the aspects of two transistors and current sources are chosen 
proportional. The implementation of the circuit is shown in Figure 3.13. MN2 has the 
unit dimension ofβ . Two units of this device are combined to construct MN1. I1 will 
have two units of I2. In addition, proportional VDS voltages are used to be able to 
extract VTH directly. 
 
Figure 3.13: Schematic of VTN Extractor based on Flexible Method 
Assuming the conditions 1DS2DS V2V = , 21 2β=β  and 12 I2I =  are formed. (See 
Figure 3.13). W/L ratios and current sources listed in Table 3.5. 
The extracted VTN after simulation is 830mV while the DC operation gives the value 
840.1mV, when current I1 is chosen 5µA and I2=10µA. So the result is obtained with 
%1.2 error. (Please see Chapter 5 for detailed information) 
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Table 3.5: Transistor Ratios of VTN Extractor based on Flexible Method 
Device Type W(µ m) L(µ m) 
MN1 NMOS 10 1 
MN2 NMOS 5 1 
3.2.2 PMOS VTH Extractor Circuits 
The VTH extraction method explained in Chapter 2 is also applied to extract threshold 
voltage of a PMOS device. But the difficulty in design is to bias PMOS devices 
under strong inversion conditions. In order to perform MP1 and MP2 operate in linear- 
region, ground applied to the source of the PMOS devices under control. It is 
important to note here that bulk and source of the PMOS transistors are tied together 
in order to avoid body effect. 
In this configuration the drain current will be, 
DS
DS
PTHGSD V).2
VVV.(I −−β=                  (3.10) 
The same structure in Figure3.9 is realized with modifications for PMOS in 
Figure3.14. 
 
Figure 3.14: Realization of PMOS VTH Extractor 
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In schematic implementation, OPAMP and DDA circuits are the same, only VGS 
development part is different from VTN circuit. (See Figure 3.14) 
Three VTP Extractor circuits are proposed by the means of design parameters, drain 
currents and transistor matching. 
3.2.2.1 VTP Extractor Circuit based on IDPC Method 
Assume that matched transistors are used and MP1 supplies the unit current I. Four 
units of this device are combined to construct the scaled current source of MP2. The 
implementation of the circuit is shown in Figure 3.16. To acquire VTH, 1DS2DS V2V =  
must be applied to the positive inputs of the OPAMPs to eliminate plus term 
extracted at the end of the operation at DDA. 
 
Figure 3.16: Schematic of VTP Extractor based on IDPC Method 
W/L ratios of the chosen transistors are listed in Table 3.6.  
Table 3.6: Transistor Ratios of VTP Extractor based on based on IDPC Method  
Device Type W(µ m) L(µ m) 
MP1 PMOS 5 1 
MP2 PMOS 5 1 
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Figure 3.15: Schematic of transistor-level VTP Extractor 
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 The detailed results of the simulations are listed in Chapter 5 in addition to the 
experimental result of VTP extractor. When unit current is chosen 1µA, the extracted 
VTP after simulation is -1.063V, obtained with %0.8 relative error, while the DC 
operation gives the value -1.072V.  
3.2.2.2 VTP Extractor Circuit based on ICPD Method 
In identical current design, the two transistors are chosen proportional. MP2 has the 
unit dimensionβ . Four units of this device are combined to construct MP1. The 
conditions 1DS2DS V2V = , 21 4β=β and 12 II = , the schematic of the extractor is 
shown in Figure 3.17.  
 
Figure 3.17: Schematic of VTP Extractor based on ICPD Method 
W/L ratios of the chosen transistors are listed in Table 3.7.  
Table 3.7: Transistor Ratios of VTP Extractor based on ICPD Method 
Device Type W(µ m) L(µ m) 
MP1 PMOS 20 1 
MP2 PMOS 5 1 
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When current I is chosen 4µA, the extracted VTP after simulation is -1.063V, while 
the DC operation gives the value -1.072V, so it is obtained with %0.8 relative error. 
Related information is detailed in Chapter 5.  
3.2.2.3 VTP Extractor Circuit based on Flexible Method 
Assume that both PMOS transistors’ dimensions have the same proportion with drain 
current ratio. MP1 supplies the unit current I, two units of this device are combined to 
construct the scaled current source of MP2. In addition, MP2 has the unit dimension 
and MP1 has two units of it. The implementation of the circuit is shown in Figure 
3.18. To acquire VTH, 1DS2DS V2V =  must be applied to the positive inputs of the 
OPAMPs to eliminate plus term extracted at the end of the operation at DDA.  
 
Figure 3.18: Schematic of VTP Extractor based on Flexible Method 
W/L ratios of the chosen transistors are listed in Table 3.8.  
Table 3.8: Transistor Ratios of VTP Extractor based on based on Flexible Method  
Device Type W(µ m) L(µ m) 
MP1 PMOS 10 1 
MP2 PMOS 5 1 
The detailed results of the simulations are listed in Chapter 5 in addition to the 
experimental result of VTP extractor. When I1 current is chosen 1µA and I2=2µA, the 
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extracted VTP after simulation is -1.063V, obtained with %0.8 relative error, while 
the DC operation gives the value -1.072V.  
3.3 Implementation of VTH Extractor Circuit Based on Generalized Arithmetic 
Operation 
All VTH extractors, designed in this section, are based on the generalized arithmetic 
operation which is newly used in extractors. Two extractor circuit realizing “3VGS1-
2VGS2” and “4VGS1-3VGS2” respectively are designed with a few modifications on the 
same structure. 
The main difficulty of this type of extractors is the realization of the arithmetic 
operation with a circuit. In this work, two cascaded DDAs are used to perform the 
operations.  
3.3.1 NMOS VTH Extractor based on “3VGS1-2VGS2” 
In order to realize the operation 3VGS1-2VGS2= VTH, drain –source voltages should 
have the proportion of 1DS2DS V2
3V = . A simple voltage divider circuit, shown in 
Figure 3.8 (b), is used to apply drain-source voltages. 
The next step to be decided is design parameter usage, extractor circuits can be 
designed in two ways by using following assumptions 
• Using IDPC Method: Choosing identical transistors and 
4
9
I
I
1
2
=  as the 
current ratio. 
• Using IDPC Method: Choose current sources equal and transistor 
dimensions ratio as
4
9
2
1
=β
β
. 
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• Flexible Design Method: Choose current sources 
2
3
I
I
1
2
= and transistor 
dimensions ratio as
2
3
2
1
=β
β
. 
VTN Extractor based on IDPC Method is implemented using two cascaded DDA.(See  
Figure 3.19)  
Table 3.9: Transistor Ratios of VTN Extractor based on IDPC Method realizing 
3VGS1-2VGS2 operation 
Device Type W(µ m) L(µ m) 
MN1 NMOS 5 1 
MN2 NMOS 5 1 
*Current sources I1 and I2 are chosen 4µA and 9µA, respectively. 
 
Figure 3.19: VTN extractor circuit based on IDPC Method using “3VGS1-2VGS2” 
3.3.2 NMOS VTH Extractor based on “4VGS1-3VGS2” 
The operation 4VGS1-3VGS2=VTH, is performed with the use of 1DS2DS V3
4V = , which 
is realized with a simple voltage divider circuit, shown in Figure 3.8 (c). 
The design conditions can be performed in two ways using following assumptions, 
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• Using IDPC Method: Choosing identical transistors and 
9
16
I
I
1
2
=  as the 
current ratio. 
• Using IDPC Method: Choose current sources equal and transistor 
dimensions ratio as
9
16
2
1
=β
β
. 
• Flexible Design Method: Choose current sources 
3
4
I
I
1
2
= and transistor 
dimensions ratio as
3
4
2
1
=β
β
. 
IDPC Method is performed to extract threshold voltage of NMOS using two 
cascaded DDA to realize the arithmetic operation. (See in Figure 3.20) 
Table 3.10: Transistor Ratios of VTN Extractor based on IDPC Method realizing 
4VGS1-3VGS2 operation 
Device Type W(µ m) L(µ m) 
MN1 NMOS 5 1 
MN2 NMOS 5 1 
*Current sources I1 and I2 are chosen 9µA and 16µA, respectively. 
 
Figure 3.20: VTN extractor circuit based on IDPC Method “4VGS1-3VGS2” 
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The disadvantage of the extraction circuits designed using generalized arithmetic 
operation is the chip area. NMOS VTH extractors based on this technique are given 
above. The same structure is also applicable to PMOS VTH extractors with 
appropriate modifications. 
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4. NON-IDEALITIES IN NEW VTH EXRACTION SCHEME 
In this section, we will consider the effect of nonidealities of the MOS transistor on 
the performance of VTH extractors, based on basic and generalized arithmetic 
operation. The main nonideality sources associated with MOS devices are mobility 
reduction, channel-length modulation, mismatch, body effect, and temperature 
dependency, causing discrepancies from the expected output values. 
4.1 Mobility Reduction 
The mobility of electrons in the inversion layer is smaller than bulk mobility due to 
an increasing electric field. For a given temperature, this surface mobility depends 
primarily on the gate field and may be modeled approximately by, 
)VV(1 THGS
0
−θ+
µ
=µ                  (4.1) 
where 0µ  represents zero field mobility of carriers and θ  is the coefficient of the 
effect of field on the mobility. 
The drain current in linear region is expressed including the effect of mobility 
reduction, 
[ ] )2
VVV()VV(1
V.
I DSTHGS
THGS
DS
D −−
−θ+
β
=                (4.2) 
writing GSTV  instead of the )VV( THGS −  the equation will be, 
[ ] )2
VV(
V1
V.
I DSGST
GST
DS
D −θ+
β
=                 (4.3) 
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[ ] )I.V.(2
V.
I.V.
IV
DDS
2
DS
DDS
D
GST θ−β
β
+
θ−β=                     (4.4) 
The gate-source voltage will be equal to, 
[ ] THDDS
2
DS
DDS
D
GS V)I.V.(2
V.
I.V.
IV +
θ−β
β
+
θ−β=               (4.5) 
At the end of the arithmetic operation, output will have the following discrepancies  
caused by mobility reduction. 
OO V)with(V −θ=εθ                   (4.6) 
• The results of the proposed extractors based on 2GS1GSO VV2V −=  arithmetic 
operation are affected from mobility reduction. 
1. By the use of  Identical Dimensions ( β=β=β 21 )-Proportional Currents 
(I2=4I1) Method, 
)I..2V..I..3V.(
)V.I.2.(I.V 2
1
2
1DS1
2
1DS
2
2
1DS11
TH θ+βθ−β
β+θ
−=εθ               (4.7) 
2. By the use of  Identical Currents (I1=I2=I)-Proportional Dimensions 
( 21 .4 β=β ) Method,  
)I.I..V..6V..8(
)V..2I.(I.V
22
1DS2
2
1DS
2
2
2
1DS2
TH θ+θβ−β
β+θ
−=εθ               (4.8) 
3. By the use of Flexible Method (Proportional Current (I1=2I2)-Proportional 
Dimensions( 21 .2 β=β )),  
)I..4I..V..3V..4(
)V..2I2.(I.V
22
1DS2
2
1DS
2
2
2
1DS2
TH θ+θβ−β
β+θ
−=εθ              (4.9) 
• The proposed extractor based on 2GS1GSO V2V3V −=  arithmetic operation is 
affected from mobility reduction as in the following. 
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By the use of Identical Dimensions ( β=β=β 21 )-Proportional Currents (I1=4I 
and I2= 9I) Method 
)I..36I..V..15V..23(
)V..83I..36(V
22
1DS
2
1DS
2
3
1DS
22
TH θ+θβ−β
β+θ
−=εθ            (4.10) 
• The proposed extractor based on 2GS1GSO V3V4V −=  arithmetic operation is 
affected from mobility reduction as in the following. 
By the use of Identical Dimensions ( β=β=β 21 )-Proportional Currents (I1=9I 
and I2= 16I) Method 
)I..144I..V..28V..34(
)V..92I..144(V
22
1DS
2
1DS
2
3
1DS
22
TH θ+θβ−β
β+θ
−=εθ                 (4.11) 
4.2 Channel-Length Modulation 
Channel-length modulation is another nonideality in connection with MOS 
transistors. In proposed VTH extractors, the transistors under test are biased in triode 
region with the use of very small VDS voltages so they are not affected from channel 
length modulation.  
4.3 Body Effect 
The bulks of all NMOS and PMOS transistors in proposed VTH extractors are tied 
VSS and VDD, respectively. Because, an NMOS device, whose source not connected 
to VSS or a PMOS device whose source not connected to VDD will suffer from body 
effect.  
Therefore, the relationship between VTH and VBS can be written as for NMOS, 
)2V2(VV FBSF0THTH φ−−φγ+=                        (4.12) 
For PMOS, 
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)2V2(VV FBSF0THTH φ−−φγ+=                        (4.13) 
In proposed extractors, the bulk and the source terminals of the MOS devices are tied 
together (VBS=0) in order to avoid body effect. Thus, the extracted VTH values are 
not affected from body effect. 
4.4 Mismatch 
Processing non-idealities occur due to mismatches during fabrication. In general, 
these mismatches can be classified into two categories:  
The discussion will proceed centered around the M2 which is considered as a 
reference transistor.  
1. VTH mismatch: During fabrication, mismatch in VTH is primarily caused by 
variations in the gate oxide thickness and channel doping. VTH is affected as, 
TH2TH1TH VVV ∆+=                (4.14) 
2. Size mismatch: These mismatches are probably the most dominant source of 
error in integrated circuits. For proposed circuits, M1 and M2 should match 
each other and can be modeled with mismatch, 
β∆+β=β 21                 (4.15) 
Current sources will have mismatch because of device size, and can be given as: 
III 12 ∆+=                  (4.16) 
At the end of the arithmetic operation, output will have discrepancies ( ∆ε ) in 
presence of VTH and size mismatch. 
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OO V)with(V −∆=ε∆                (4.17) 
• The results of the proposed extractors based on 2GS1GSO VV2V −=  arithmetic 
operation is affected by mismatches as in the following, 
1. By the use of  Identical Dimensions ( β∆+β=β 21 )-Proportional Currents 
( )II(4I 12 ∆+= ) Method, 
).(.V
)I.)II.(.(2)V.2(V
221DS
21
TH2TH β∆+ββ
∆β+∆+β∆
−∆+=ε∆            (4.18) 
2. By the use of  Identical Currents ( III 12 ∆+= )-Proportional Dimensions 
( ).(4 21 β∆+β=β ) Method,  
).(.V.2
)I.)II.(.(I)V.2(V
221DS
21
TH2TH β∆+ββ
∆β−∆+β∆
−∆+=ε∆             (4.19) 
3. By the use of Flexible Method (Proportional Current (I1=2I2)-Proportional 
Dimensions( 21 .2 β=β )),  
).(.V
)I.)II.(.(I)V.2(V
221DS
21
TH2TH β∆+ββ
∆β−∆+β∆
−∆+=ε∆                    (4.20) 
•  The results of the proposed extractors based on 2GS1GSO V2V3V −=  arithmetic 
operation is affected by mismatches as in the following, 
By the use of Identical Dimensions ( β∆+β=β 21 )-Proportional Currents 
( )II(
4
9I 12 ∆+= ) Method, 
).(.V.3
))II.5,2.()II.2.((2)V.2(V
221DS
121
TH2TH β∆+ββ
∆+β+∆+β∆
−∆+=ε∆            (4.21) 
• The results of the proposed extractors based on 2GS1GSO V3V4V −=  arithmetic 
operation is affected by mismatches as in the following, 
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By the use of Identical Dimensions ( β∆+β=β 21 )-Proportional Currents 
( )II(
9
16I 12 ∆+= ) Method, 
).(.V
))I3I.()II.((6)V.2(V
221DS
121
TH2TH β∆+ββ
∆+β+∆+β∆
−∆+=ε∆                          (4.22) 
4.5 Temperature Dependency 
The threshold voltage will be function on temperature because of the temperature 
dependence of MOS transistor parameters: the carriers’ mobility, Fermi potential and 
carriers’ intrinsic concentration.  
The temperature behavior of the threshold voltage can be described as, 
)ToT(V)T(V T0THTH −α−=               (4.23) 
where T is absolute temperature, To is room absolute temperature and Tα  is 
constant. 
Drain current and mobility varies with temperature.  
[ ])ToT.(1.I)T(I 0DD −γ+=                             (4.24) 
m
To
T
o)T(
−





β=β                            (4.25) 
With the help of these equations gate-source voltage can be written as: 
[ ]
[ ])ToT(V
2
V
V.o
To
T
.)ToT(1I
)T(V 0THDS
DS
m
DO
GS −α−++β






−γ+
=           (4.26) 
At the end of the arithmetic operations like )T(V)T(V2)T(V 2GS1GSO −=  and 
)T(V2)T(V3)T(V 2GS1GSO −=  or )T(V3)T(V4)T(V 2GS1GSO −= , output is obtained 
as in the following: 
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)ToT.()To(V)T(V TOO −α−=               (4.27) 
If temperature is increased by T∆ , meaning that TToT ∆+= . 
We find the change of the output voltage with temperature as: 
TTT .)ToT( ∆α−=−α−=ε               (4.28) 
The temperature coefficient of the proposed extractor can be expressed as: 
T
T
T
T
)T(Vo.
α−≅
∂
∂
≅
∆
ε
               (4.29) 
The output voltage of the proposed VTN circuits exhibited an almost constant 
negative slope, CVm42.1 o− , with temperature and both can be used as a CTAT 
(Complementary to Absolute Temperature) voltage reference. (Please refer to Figure 
5.7, Figure 5.8 and Figure 5.9) 
The output voltage of the proposed PMOS VTH extractors referenced to ground 
exhibited a positive slope of 1.99mV/ ْC with respect to the temperature. Thus, both 
can be formed as PTAT (Proportional to Absolute Temperature) voltage references. 
(Please see Figure 5.10, Figure5.11 and Figure 5.12) 
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5. SIMULATION RESULTS OF NEW VTH EXTRACTORS  
In this section, the proposed NMOS and PMOS VTH extractor circuits given in 
Chapter 3 are simulated with Cadence-SpectreS based on 0.35µm nwell CMOS 
BSIM3v3 technology file which is provided by AMS (Austria Micro Systems). The 
supply voltage is m 2.5V. 
The important point which must be observed in simulations is applied drain currents 
because they determine the operation region of the transistor under test. If drain 
current is chosen too small, our design will not outcome VTH, because transistors will 
work in weak inversion or saturation region where design conditions are not 
performed. In addition, we should keep from high values of drain current which will 
result high VGS voltages that will not realize VTH at the output of DDA because of the 
DDA input range limitations and cause mobility reduction effects. In order to keep 
away mobility degradation due to high VGS, we have also chosen proper bias 
conditions and device dimensions to prevent VGS to go higher values.  
The simulation results prove that, proposed VTH extractors show good tracking of the 
output on threshold voltage variations due to transistor's size, power supply and 
temperature.  
We can summarize this chapter as following: 
1. Result of Basic Operation: Simulations run over sample circuits based on 
“2VGS1-VGS2” arithmetic operation. 
• Firstly, VTN and VTP voltages are extracted for different W/L ratios. 
(Using three different ways: IDPC,ICPD and Flexible) 
• Then supply voltage dependencies of VTN and VTP are examined. 
• Temperature dependency is shown. 
 52 
2. Result of Generalized Operation: Simulations run over two sample circuit 
based on “3VGS1-2VGS2” and “4VGS1-3VGS2” arithmetic operations using 
identical dimensions-proportional currents method. Supply voltage, 
temperature and W/L ratio dependencies of the proposed circuits are 
examined. 
3. Comparing the results: The comparison of different implementation of 
NMOS VTH extraction based on IDPC method is given. 
5.1 Results of Basic Arithmetic Operation  
In this section, all simulations were run over sample circuits based on “2VGS1-VGS2” 
arithmetic operation realized with the help of a DDA. During these simulations, 
drain-source voltages were chosen VDS1=50mV and VDS2=100mV, then applied to 
the inverting inputs of OPAMPs.  
5.1.1 W/L Ratio Dependency of Proposed Extractors based on Basic Arithmetic 
Operation 
First simulations test the accuracy of the proposed extractors depended on transistor 
ratios. The extracted values are in close agreement with the manually extracted ones.  
5.1.1.1 W/L Dependency of VTN Extractor based on “2VGS1-VGS2” 
VTN extractors circuit implemented in three different ways are simulated to find out 
the dependency of the output on aspect ratio of transistor under test. In order to 
extract VTN, proper current sources are chosen to maintain the transistors in strong 
inversion region. 
If we compare the results given in Table 5.1, Table 5.2 and Table 5.3, they indicate 
the same results that the difference between the two sets of threshold voltages is 
typically 1% in the case of wider NMOS device. 
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Table 5.1: IDPC Method Based VTN Extractor Circuit 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained  
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected  
VTH Voltage 
(mV) 
Error (%) 
THTH VV∆   
5u/1u 1.028 1.226 830 840.1 1.2 
10u/1u 1.028 1.221 835.5 845.2 1.2 
15u/1u 1.029 1.22 837.3 846.9 1.1 
Table 5.2: ICPD Method Based VTN Extractor Circuit 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained  
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected  
VTH Voltage 
(mV) 
Error (%) 
THTH VV∆   
5u/1u 1.028 1.226 830 840.1 1.2 
10u/1u 1.028 1.221 835.5 845.2 1.2 
15u/1u 1.029 1.22 837.3 846.9 1.1 
Table 5.3: Flexible Method Based VTN Extractor Circuit 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained 
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected  
VTH Voltage 
(mV) 
Error (%) 
THTH VV∆   
5u/1u 1.028 1.226 830 840.1 1.2 
10u/1u 1.028 1.221 835.5 845.2 1.2 
15u/1u 1.029 1.22 837.3 846.9 1.1 
5.1.1.2 W/L Dependency of VTP Extractor based on “2VGS1-VGS2” 
During simulations, drain currents are chosen proper to bias PMOS transistors under 
test, in strong inversion region.  
The obtained and expected VTH values for different size of PMOS transistors used in 
VTP extractors are shown in Table 5.4, Table 5.5 and Table 5.6. They indicate the 
same results that extracted VTP’s are close agreement with the real ones. 
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Table 5.4: IDPC Method Based VTP Extractor Circuit 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained 
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected  
VTH Voltage 
(mV) 
Error (%) 
THTH VV∆   
5u/1u -1.262 -1.461 -1.063 -1.072 0.8 
10u/1u -1.334 -1.615 -1.053 -1.062 0.8 
15u/1u -1.246 -1.442 -1.05 -1.059 0.8 
Table 5.5: ICPD Method Based VTP Extractor Circuit 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained 
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected  
VTH Voltage 
(mV) 
Error (%) 
THTH VV∆   
5u/1u -1.262 -1.461 -1.063 -1.072 0.8 
10u/1u -1.334 -1.615 -1.053 -1.062 0.8 
15u/1u -1.246 -1.442 -1.05 -1.059 0.8 
Table 5.6: Flexible Method Based VTP Extractor Circuit 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained 
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected  
VTH Voltage 
(mV) 
Error (%) 
THTH VV∆   
5u/1u -1.262 -1.461 -1.063 -1.072 0.8 
10u/1u -1.334 -1.615 -1.053 -1.062 0.8 
15u/1u -1.246 -1.442 -1.05 -1.059 0.8 
 
5.1.2 Supply Voltage Dependency of Proposed Extractors based on Basic 
Arithmetic Operation 
Next observed simulations compare the accuracy of the output regarding the nominal 
threshold given by MOSFET models, sweeping the supply voltage (VDD = -VSS), and 
for new proposed VTN extractors and VTP extractors. 
As mentioned before, extractor circuits are designed for the supply voltage between 
VDD = 2.5V and VSS = -2.5V. A %10 discrepancy from these values is used as 
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variation. As far as operation under low voltage supply is concerned, the simulations 
show that over this supply range the extracted VTN and VTP is almost constant with 
%1 average error. 
All simulations are obtained by the use of W/L = 5µm/1µm ratio as unit dimension 
for both NMOS and PMOS transistors. 
5.1.2.1 Supply Voltage Dependency of VTN Extractor based on “2VGS1-VGS2” 
The dependence of the extracted VTH on supply voltage is expected to be constant. 
Obtained results for new proposed VTN extractors are shown in Table 5.7,5.8 and 5.9. 
VTN Extractor based on IDPC Method 
Both NMOS transistors under test have ratio of W/L = 5µm/1µm and current sources 
are 5µA and 20µA for sample test circuit. Extracted VTN values based on IDPC 
method with variation of supply voltage are listed in Table 5.7. (See Figure 5.1) 
Table 5.7: Extracted VTN with VDD (and VSS) variations at 25 ºC based on IDPC  
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTN (mV) 
837.1 835.6 834.1 832.7 831.3 830 
Error (%) 0.35 0.53 0.71 0.88 1.04 1.2 
VTN Extractor based on ICPD Method 
NMOS transistors under test have ratio of W/L1=20µm/1µm and W/L2 = 5µm/1µm 
with the use of 20µA current sources. Extracted VTN values based on ICPD method 
with variation of supply voltage are listed in Table 5.8. (See Figure 5.2). 
Table 5.8: Extracted VTN with VDD (and VSS) variations at 25 ºC based on ICPD 
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTN (mV) 
837.1 835.6 834.1 832.7 831.3 830 
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Error (%) 0.35 0.53 0.71 0.88 1.04 1.2 
 
 
Figure 5.1: The extracted VTN changes with the supply variation based on IDPC. 
 
Figure 5.2: The extracted VTN changes with supply variation based on ICPD. 
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VTN Extractor based on Flexible Method  
NMOS transistors under test have ratio of W/L1=10µm/1µm and W/L2 = 5µm/1µm 
with the use of 5µA and 10µA current sources, respectively. Extracted VTN values 
based on Flexible method with variation of supply voltage are listed in Table 5.9. 
(See Figure 5.3) 
Table 5.9: Extracted VTN with VDD (and VSS) variations at 25 ºC based on Flexible 
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTN (mV) 
837.1 835.6 834.1 832.7 831.3 830 
Error (%) 0.35 0.53 0.71 0.88 1.04 1.2 
 
 
Figure 5.3: The extracted VTN changes with supply variation based on Flexible. 
As expected, the extracted VTH remained almost constant with variations in VDD and 
VSS. (See Figure 5.1, Figure 5.2 and Figure 5.3). Because of second order effects 
output will have a discrepancy. (For detailed information, please refer to Chapter 4.) 
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5.1.2.2 Supply Voltage Dependency of VTP Extractor based on “2VGS1-VGS2” 
The supply voltage variation effects on extracted VTH of proposed PMOS extractors 
are listed in Table 5.10 , Table 5.11 and Table 5.12 
VTP Extractor based on IDPC Method  
PMOS transistors under test have ratio of W/L = 5µm/1µm and current sources are 
chosen1µA and 4µA, respectively. (See Figure 5.4). Extracted VTP values using 
IDPC method with variation of supply voltage are listed in Table 5.10. 
Table 5.10: Extracted VTP with VDD (and VSS) variations at 25 ºC based on IDPC 
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTP (V) 
-1.059 -1.06 -1.061 -1.061 -1.062 -1.063 
Error (%) 1.2 1.11 1.10 1.10 0.93 0.83 
 
 
Figure 5.4: The extracted VTP changes with supply variation based on IDPC. 
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VTP Extractor based on ICPD Method  
PMOS transistors under test have ratio of W/L1 = 20µm/1µm and W/L2 = 5µm/1µm 
current sources are 4µA for sample test circuit. (See Figure 5.5). Extracted VTP 
values using ICPD method with variation of supply voltage are listed in Table 5.11. 
Table 5.11: Extracted VTP with VDD (and VSS) variations at 25 ºC based on ICPD 
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTP (V) 
-1.059 -1.06 -1.061 -1.061 -1.062 -1.063 
Error (%) 1.2 1.11 1.10 1.10 0.93 0.83 
 
 
Figure 5.5: The extracted VTP changes with supply variation based on ICPD. 
VTP Extractor based on Flexible Method  
PMOS transistors under test have ratio of W/L1 = 10µm/1µm and W/L2 = 5µm/1µm 
with current sources I1= 1µA and I2=2µA respectively. (See Figure 5.6). Extracted 
 60 
VTP values using Flexible method with  variations of supply voltage are listed in 
Table 5.12. 
Table 5.12: Extracted VTP with VDD (and VSS) variations at 25 ºC based on Flexible 
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTP (V) 
-1.059 -1.06 -1.061 -1.061 -1.062 -1.063 
Error (%) 1.2 1.11 1.10 1.10 0.93 0.83 
 
 
Figure 5.6: The extracted VTP changes with supply variation based on Flexible. 
Figure 5.4, Figure 5.5 and Figure 5.6 show that the extracted VTP voltages are almost 
constant with variations in VDD and VSS. There is only 4mV discrepancy because of 
second order effects. (Please refer to Chapter 4 for details.) 
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5.1.3 Temperature Dependency of Proposed Extractors based on Basic 
Arithmetic Operation 
Finally, the linear dependence of the extracted VTN and VTP voltages on temperature 
is confirmed by sweeping temperature from -20ºC to 80ºC with a fixed supply value. 
The proposed VTP and VTN extractor circuits have the capability to generate both 
PTAT and CTAT voltage references, regularly. 
5.1.3.1 Temperature Dependency of VTN Extractor based on “2VGS1-VGS2” 
VTH extracted from the proposed method has good temperature dependence with 
about %1 error as compared with the manually experimented values. 
The output voltage of the both VTN extractors circuits have constant negative slope 
with temperature, and they can be used as a CTAT (Complementary to Absolute 
Temperature) voltage reference. (Please refer to Chapter 6 for detailed information.)  
The experimented temperature coefficient of both proposed VTN Extractors is             
-1.4191 mV/ºC. (Please refer to Figure 5.7, Figure 5.8 and Figure5.9) 
VTN Extractor based on IDPC Method  
NMOS transistors under test have ratio of W/L = 5µm/1µm and current sources are 
5µA and 20µA for sample test circuit. Extracted VTN values based on Flexible 
method with variation of temperature are listed in Table 5.13.(See Figure 5.7) 
Table 5.13: Extracted VTN with Temperature Variation at 5V based on IDPC 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTN 
868.2 861.1 847 832.8 804.5 776 747.4 725.8 
Expected  
VTN 
880.6 873.1 858.1 843.1 813.1 783.1 753.1 730.6 
Error (%) 1.40 1.37 1.29 1.22 1.05 0.91 0.75 0.65 
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Figure 5.7: Variation of the extracted value of VTN with temperature based on IDPC. 
VTN Extractor based on ICPD Method  
NMOS transistors under test have ratio of W/L1 = 20µm/1µm and W/L2 = 5µm/1µm 
current sources are 20µA for sample test circuit. Extracted VTN values using ICPD 
method with variation of temperature are listed in Table 5.14.(See Figure 5.8) 
 
Figure 5.8: Variation of the extracted value of VTN with temperature based on ICPD. 
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Table 5.14: Extracted VTN with Temperature Variation at 5V based on ICPD 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTN 
868.2 861.1 847 832.8 804.5 776 747.4 725.8 
Expected 
VTN  
880.6 873.1 858.1 843.1 813.1 783.1 753.1 730.6 
Error (%) 1.40 1.37 1.29 1.22 1.05 0.91 0.75 0.65 
 
VTN Extractor based on Flexible Method  
NMOS transistors under test have ratio of W/L1 = 10µm/1µm and W/L2 = 5µm/1µm 
with current sources 5µA and 10µA for sample test circuit. Extracted VTN values 
based on Flexible method with variation of temperature are listed in Table 5.15.(See 
Figure 5.9) 
 
Figure 5.9: Variation of the extracted value of VTN with temperature based on 
Flexible. 
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Table 5.15: Extracted VTN with Temperature Variation at 5V based on Flexible 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTN 
868.2 861.1 847 832.8 804.5 776 747.4 725.8 
Expected 
VTN 
880.6 873.1 858.1 843.1 813.1 783.1 753.1 730.6 
Error (%) 1.40 1.37 1.29 1.22 1.05 0.91 0.75 0.65 
5.1.3.2 Temperature Dependency of VTP Extractor based on “2VGS1-VGS2” 
The output voltage of the proposed VTP circuits have an almost constant positive 
slope with temperature, thus it can be used as a PTAT (Proportional to Absolute 
Temperature) voltage reference which is detailed in Chapter 6. 
Simulations confirmed the PTAT behavior of VTP extractors, and both extracted VTP 
has an approximate positive slope of 1.992mV/ ْ C with temperature. (See Figure 
5.10, Figure 5.11 and Figure 5.12) 
VTP Extractor based on IDPC Method  
PMOS transistors under test have ratio of W/L = 5µm/1µm and current sources are 
1µA and 4µA for sample test circuit. Extracted VTP values based on IDPC method 
with variation of temperature are listed in Table 5.16.(See Figure 5.10) 
Table 5.16: Extracted VTP with Temperature Variation at 5V based on IDPC 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTP 
-1.117 -1.107 -1.087 -1.067 -1.027 -987.7 -948.4 -919 
Expected 
VTP  
-1.126 -1.116 -1.096 -1.076 -1.036 -996.2 -956.2 -926.2 
Error (%) 0.79 0.80 0.82 0.83 0.86 0.85 0.815 0.77 
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Figure 5.10: Variation of the extracted value of VTP with temperature based on 
IDPC. 
VTP Extractor based on ICPD Method  
NMOS transistors under test have ratio of W/L1 = 5µm/1µm and W/L2 = 20µm/1µm 
current sources are 4µA for sample test circuit. Extracted VTP values based on ICPD 
method with variation of temperature are listed in Table 5.17.(See Figure 5.11) 
Table 5.17: Extracted VTP with Temperature Variation at 5V based on ICPD 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTP 
-1.117 -1.107 -1.087 -1.067 -1.027 -987.7 -948.4 -919 
Expected 
VTP 
-1.126 -1.116 -1.096 -1.076 -1.036 -996.2 -956.2 -926.2 
Error (%) 0.79 0.80 0.82 0.83 0.86 0.85 0.815 0.77 
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Figure 5.11: Variation of the extracted value of VTP with temperature based on 
ICPD. 
VTP Extractor based on Flexible Method  
PMOS transistors under test have ratio of W/L1 = 10µm/1µm and W/L2 = 5µm/1µm 
current sources are 1µA and 4µA for sample test circuit. Extracted VTP values based 
on IDPC method with variation of temperature are listed in Table 5.18.(See Figure 
5.12) 
Table 5.18: Extracted VTP with Temperature Variation at 5V based on Flexible 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTP  
-1.117 -1.107 -1.087 -1.067 -1.027 -987.7 -948.4 -919 
Expected 
VTP 
-1.126 -1.116 -1.096 -1.076 -1.036 -996.2 -956.2 -926.2 
Error (%) 0.79 0.80 0.82 0.83 0.86 0.85 0.815 0.77 
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Figure 5.12: Variation of the extracted value of VTP with temperature based on 
Flexible. 
5.2 Results of Generalized Arithmetic Operation  
In this section, simulation results for new extractor circuits, designed with the help of 
generalized arithmetic operation, are overviewed. 
The sample extractors are based on “3VGS1-2VGS2” and “4VGS1-3VGS2” arithmetic 
operation realized with the help of cascaded DDAs detailed in Chapter 3. Both 
extractor circuits use identical dimensions-proportional current method.  
Drain source voltages are used to bias test transistors under strong-inversion, 
• In order to realize operation “3VGS1-2VGS2”, drain-source voltages are applied 
VDS1=50mV and VDS2=75mV, respectively. 
• For realizing “4VGS1-3VGS2” operation, drain-source voltages are chosen 
VDS1=60mV and VDS2=80mV, respectively. 
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Both sample circuit examined for W/L ratio, temperature and supply voltage 
dependencies.  
NMOS threshold voltage extraction based on generalized operation has been given 
but it is also applicable to PMOS device with appropriate modifications. 
5.2.1 W/L Dependency of Proposed VTN Extractors Based on Generalized 
Operation 
New VTN extractors are simulated for different size of transistors. In order to extract 
VTN, proper current sources are chosen to maintain the transistors in strong inversion 
region.  
Extracted VTN values based on IDPC method with variation of aspect ratio are listed 
in Table 5.19 and Table 5.20. 
5.2.1.1 VTN Extractor based on “3VGS1-2VGS2” 
Table 5.19: Extracted VTN with the use of “3VGS1-2VGS2” arithmetic operation. 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained 
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected VTH 
Voltage (mV) 
Error (%) 
THTH VV∆   
5u/1u 0.995 1.077 831 840.1 1.08 
10u/1u 0.997 1.078 835.7 845.2 1.12 
15u/1u 0.9972 1.0768 837.3 846.9 1.13 
5.2.1.2 VTN Extractor based on “4VGS1-3VGS2” 
Table 5.20: Extracted VTN with the use of “4VGS1-3VGS2” arithmetic operation. 
W/L 
Ratio of 
NMOS 
Obtained 
VGS1 (V) 
Obtained 
VGS2 (V) 
Obtained 
Output of 
Extractor (mV) 
Expected 
VTH Voltage 
(mV) 
Error (%) 
THTH VV∆   
5u/1u 1.114 1.209 828.1 840.1 1.42 
10u/1u 1.112 1.205 834.3 845.2 1.28 
15u/1u 0.9972 1.0768 836.4 846.9 1.23 
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5.2.2 Supply Voltage Dependency of Proposed VTN Extractors Based on 
Generalized Operation 
Extractor circuits are designed for the supply voltage between VDD=2.5V and 
VSS=2.5V.A %10 discrepancy from these values is used as variation.  
5.2.2.1 VTN Extractor based on “3VGS1-2VGS2” 
Dimensions of device under test are 5µm/1µm and proportional currents are chosen 
4µA and 9µA respectively. Extracted VTN values based on IDPC method with 
variation of supply voltage are listed in Table 5.21. 
Table 5.21: Extracted VTN with VDD (and VSS) variations at 25  ْC with the use of 
“3VGS1-2VGS2” arithmetic operation 
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTN (V) 
847.4 843.9 840.5 837.3 834.1 831 
Error (%) 0.86 0.45 0.04 0.33 0.71 1.08 
 
Figure 5.13: The extracted VTN changes with supply variation with the use of 
“3VGS1-2VGS2” arithmetic operation. 
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5.2.2.2 VTN Extractor based on “4VGS1-3VGS2” 
Proportional currents are chosen 9µA and 16µA respectively and dimensions of the 
device under test is 5µm/1µm. Extracted VTN values based on IDPC method with 
variation of supply voltage are listed in Table 5.22. 
Table 5.22: Extracted VTN with VDD (and VSS) variations at 25  ْC with the use of 
“4VGS1-3VGS2” arithmetic operation 
Supply 
Voltage (V) 
4.5 4.6 4.7 4.8 4.9 5.0 
Obtained 
VTN (V) 
849.8 845.1 840.6 836.3 832.1 828.1 
Error (%) 1.15 0.59 0.059 0.45 0.95 1.4 
 
Figure 5.14: The extracted VTN changes with supply variation with the use of 
“4VGS1-3VGS2” arithmetic operation. 
5.2.3 Temperature Dependency of Proposed VTN Extractors Based on 
Generalized Operation 
The output voltage of the proposed VTN circuits based on generalized operation have 
almost constant negative slope with temperature 
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5.2.3.1 VTN Extractor based on “3VGS1-2VGS2” 
Dimensions of device under test are 5µm/1µm and proportional currents are chosen 
4µA and 9µA respectively. Extracted VTN values based on IDPC method with 
variation of temperature are listed in Table 5.23. 
Table 5.23: Extracted VTN with Temperature Variation at 5V with the use of “3VGS1-
2VGS2” arithmetic operation 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTN 
867.5 860.8 847.2 833.7 806.8 780 753.2 733.1 
Expected 
VTN 
880.6 873.1 858.1 843.1 813.1 783.1 753.1 730.6 
Error (%) 1.48 1.40 1.27 1.11 0.77 0.39 0.01 0.34 
 
 
Figure 5.15: Variation of the extracted value of VTN with temperature at 5V with the 
use of “3VGS1-2VGS2” arithmetic operation. 
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5.2.3.2 VTN Extractor based on “4VGS1-3VGS2” 
Proportional currents are chosen 9µA and 16µA respectively and dimensions of the 
device under test is 5µm/1µm. Drain source voltages in order to bias test transistors 
under strong-inversion are chosen VDS1=60mV and VDS2=80mV. Extracted VTN 
values based on IDPC method with variation of temperature are listed in Table 5.24. 
Table 5.24: Extracted VTN with Temperature Variation at 5V with the use of “4VGS1-
3VGS2” arithmetic operation 
Temperature 0 5 15 25 45 65 85 100 
Obtained 
VTN 
868.5 861.1 846.1 831.1 800.9 770.2 739.2 715.7 
Expected 
VTN 
880.6 873.1 858.1 843.1 813.1 783.1 753.1 730.6 
Error (%) 1.37 1.37 1.39 1.42 1.5 1.64 1.84 2.03 
 
Figure 5.16: Variation of the extracted value of VTN with temperature at 5V with the 
use of “4VGS1-3VGS2” arithmetic operation 
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5.3 Comparison of the Results 
Simulations, given above, have run over sample circuits based on the following 
arithmetic operations “2VGS1-VGS2”, “3VGS1-2VGS2” and “4VGS1-3VGS2”. Both 
NMOS and PMOS extractor circuits are designed depending on the basic operation 
(“2VGS1-VGS2”) and two different implementations of them, based on IDPC and 
ICPD methods are examined. The results for both implementations are exactly the 
same. For generalized operation, two separate NMOS extractors realizing different 
arithmetic operation based on IDPC method are designed and simulated. 
The comprasion of different implementation of NMOS VTH extraction based on 
IDPC method is given in Table 5.25. 
Table 5.25: Extracted VTN over different implementations 
Basic Operation Generalized Operation VTH extracted for 
NMOS 
“2VGS1-VGS2” “3VGS1-2VGS2 “4VGS1-3VGS2” 
W/L = 5µm/1µm 830 831 828.1 
W/L = 10µm/1µm 835.5 835.7 834.3 
W/L = 15µm/1µm 837.3 837.3 836.4 
Table 5.25 indicates that, the difference between the three sets of threshold voltages 
is typically 0.1%, maximum 0.9% in the case of different operation. 
Table 5.26 show three sets of threshold voltages extracted in different tempertures, 
they differ typically 0.4%, maximum 1.3% in the case of different operation.  
Table 5.27 gives three sets of threshold voltages extracted with different power 
supply, basic operation based extractor circuti has minimum change with power 
supply. 
All results given until now, show that VTH extractor circuit based on basic aritmetic 
operation has more accurate results with comprasion of generalized ones, because of 
second order effects.  
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Table 5.26: VTN variation with temperature over different implementations 
Extracted VTH values for NMOS 
Basic Operation Generalized Operation 
Temperature 
(Centigrade) 
“2VGS1-VGS2” “3VGS1-2VGS2 “4VGS1-3VGS2” 
0 868.2 867.5 868.5 
25 832.8 833.7 831.1 
45 804.5 806.8 800.9 
85 747.4 753.2 739.2 
Table 5.27: VTN variation with power supply over different implementations 
Extracted VTH values for NMOS 
Basic Operation Generalized Operation 
Power Supply 
(Volt) 
“2VGS1-VGS2” “3VGS1-2VGS2 “4VGS1-3VGS2” 
4.5 837.1 847.4 849.8 
4.7 834.1 840.5 840.6 
5 830 831 828.1 
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6. APPLICATIONS USING NEW VTH EXTRACTORS 
The VTH extractors, presented in Chapter IV, have wide applications among analog 
integrated circuits. Some examples of them will be presented in this section such as 
MOS transistor characterization, temperature measurement, voltage reference and 
square-root circuit. 
6.1 Automatic MOS Characterization 
This is an important topic both for analog circuit designers and wafer manufacturers. 
The most important parameter of an MOS transistor is VTH. Circuit designer needs 
do hand calculations after simulations in order to know VTH, additionally a wafer 
manufacturer finds out VTH by monitoring the process variations on the wafer. So far, 
parameter VTH is extracted using either the graphical method or numerical method. 
The drawbacks associated with these methods are substantial measurement time and 
complicated calculations. Comparing existing results, automatic MOS 
characterization is more efficient because the VTH value of an MOS transistor is 
obtained directly from the output of the VTH extractor. 
6.1.1 Automatic Extraction of VTH 
VTH can be directly, quickly and precisely measured using either implemented ICPD, 
IDPC or Flexible extractor circuits, described in Chapter 3. Please refer to Chapter 5 
to see results which prove that VTH of the PMOS and NMOS devices can be obtained 
directly from the output of the extractors. 
6.2 Temperature Measurements 
Thermal sensors are being integrated along with other IC sensors for on the spot 
temperature measurement. Electronic temperature sensing is a mature art, yet each 
new technology brings new possibility for innovation.  
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Two new temperature sensors, PTAT and CTAT, are designed with the use of VTH 
extractors. This usage is very attractive because temperature coefficient Tα  is 
linearly proportional to absolute temperature.  
The most attractive advantages of this type of temperature sensors are:  
1. Low-cost IC fabrication and integration because the sensors can be fully 
integrated with other circuitries on a silicon chip using the popular CMOS 
technology.  
2. Easy implementation because the sensors, like other monolithic counterparts, 
are very simple and do not require the costly linearization and amplification 
circuitry common to other sensors, such as thermocouples. 
6.2.1 PTAT Sensor 
The classic PTAT sensor is based on a linear dependence of VBE voltage from a 
temperature. In the new solution bipolar transistors are replaced by MOS transistors.  
The Figure 6.1 shows the PTAT sensor temperature characteristic. For a PTAT 
sensor, the most important parameter is the proportionality constant ψ , which is 
determined by the fabrication process. This constant represents the temperature 
coefficient or sensitivity of the sensor.  
 
Figure 6.1: PTAT sensor characteristic. 
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For proposed VTP extractor, temperature dependency can be written as: 
)ToT()To(V)T(V OO −α−=                 (6.1) 
We see that the output voltage increases linearly with absolute temperature. This 
means the VTP extractor is potential PTAT sensor itself. (See Figure6.2) 
 
Figure 6.2: Realization of PTAT sensor. 
Presented PTAT sensor temperature sensitivity can be expressed by the means of 
temperature coefficient of VTP extractor. 
α=ψ                    (6.2) 
Simulation results confirmed behavior of VTP extractors has an approximate positive 
slope of  1.99mV/ ْC with temperature. (See Figure 6.3) 
6.2.2 CTAT Sensor 
CTAT sensors have characteristic complementary proportional to temperature. (See 
Figure 6.4)  
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Figure 6.3: Proposed PTAT sensor temperature characteristic. 
 
Figure 6.4: CTAT sensor characteristic. 
Presented VTN extractor have almost constant negative slope with temperature, so 
they can be formed as a CTAT (Complementary to Absolute Temperature) voltage 
reference without any addition. 
The realization of the CTAT sensor is shown in Figure 6.5. Measurement results 
show that, CTAT sensor has an approximate negative slope of -1.42mV/ ْ C with 
temperature. (See Figure 6.6) 
α−=ψ                    (6.3) 
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Figure 6.5: Realization of CTAT sensor.  
 
Figure 6.6: Proposed CTAT sensor temperature characteristic. 
6.3 Voltage Reference Circuit  
An ideal voltage reference should provide a constant output voltage that is 
independent of temperature, power supply voltage, fabrication process and other 
operating conditions.  
As the industry trend toward less expensive, basic CMOS processes continues, IC 
designers are challenged with designing circuits that perform equally as well as their 
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bipolar predecessors. Many variations of bandgap references utilize the temperature 
dependence of the base-emitter junction voltage (VBE) of bipolar transistors. The 
Brokaw bandgap cell, for example, is a widely used bipolar reference. The goal of 
the voltage reference, described here, is to achieve performance comparable to 
bandgap reference using a circuit that is fabricated in CMOS technology. 
Voltage references can be found in a wide range of applications, including linear and 
switching regulators, A/D and D/A converters, voltage-to-frequency converters, 
power supply supervisory circuits and other circuits requiring a precision reference 
voltage. 
The proposed Voltage reference circuit depends on the sum of the temperature 
dependent voltages references. Two linear voltages, one associated with PMOS 
threshold voltage and the other associated with NMOS threshold voltage, are 
combined to generate a reference voltage that is stable with temperature.  
The two currents are scaled so that the linear components of the two temperature 
coefficients are equal in magnitude, but opposite in sign. The currents are then 
summed with the help of an operational amplifier based analog adder to form the 
voltage reference. 
 
Figure 6.7: Voltage reference concept. 
The proposed voltage reference is based upon two voltages, VTP and VTN that are 
proportional to PMOS device threshold voltage and NMOS device threshold voltage, 
respectively. By combining VTP and VTN, the temperature coefficients are cancelled 
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and the resulting voltage can be adjusted to the desired output reference voltage. The 
concept is illustrated in Figure 6.7. 
Figure 6.8 shows the proposed voltage reference schematic. Block I generates VTN 
using NMOS transistors MN1 and MN2 (Please refer to Figure 3.8). In block II, VTP is 
generated using PMOS transistors MP1 and MP2. (Please refer to Figure 3.12) The 
two voltages are then combined by an adder to generate a zero-TC reference voltage 
in block III. Owing to the OPAMPs, VTP and VTN are both supply independent. 
 
Figure 6.8: Voltage reference schematic. 
PTAT and CTAT voltages have temperature coefficients of -1.42 mV/ ْ C and 
1.99mV/ ْC, respectively. (See Figure 6.3 , Figure 6.6 and Figure 6.9) 
VTP has positive, VTN has negative temperature sensitivity but they are different in 
value. Hence, they can be added with different weighting values to form a near zero-
temperature coefficient output voltage. An OPAMP is used to form an adder circuit 
as shown in block III of Figure 6.8. 
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Figure 6.9: PTAT and CTAT voltages, and the sum of the two voltages. 
The transfer function of this adder is, 
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The input voltages are assumed as the following; 
• The input coming from VTN extractor is (VTN+VSS) because the output 
voltage of the VTN extractor is referenced to VSS. 
• The second input, output of the VTP extractor is equal to VTP while it is 
referenced to ground. 
• The out put voltage will be referenced to VSS.  
The transfer function of the adder can be rewritten by the help of assumptions, 
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RP and RN are combined to cancel the temperature coefficient difference of voltages 
VP and VN, while R and RS is used for both purposes, one is to cancel VSS 
dependency of the VIN1 voltage. 
The presented two-stage OPAMP is used to realize adder and resistance values are 
given in Table 6.1. 
Table 6.1: Resistances values of voltage reference circuit 
Resistance Value 
RN 10K 
RP 14.3K 
R 34K 
RS 10K 
  
The circuit is tested over temperature from 0 ºC to 100 ºC and over the supply 
voltage between 4.5 and 5 V. 
Figure 6.10 confirms that the resulting voltage is nearly 521mV, independent of 
temperature. The line sensitivity of the CMOS voltage reference was measured by 
noting how the output voltage changed as the supply voltage was varied from 4.5 to 
5V. Over this supply range, the output voltage varied by 2 mV, which is shown in 
Figure 6.11. 
6.4 Square-root Circuit Using a Threshold Voltage Extractor 
There are many possibilities of implementation a voltage square-root circuit using 
the characteristic of the MOS transistor in saturation.  
The proposed square-root circuit is implemented in Figure 6.12 using exclusively 
classic MOS transistors. The circuit realizes the square-root of the Io current at the 
output. Presented DDA is used to multiply VTP voltage by 2 realized in Figure 6.12.  
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Figure 6.10: The output voltage of the voltage reference circuit versus temperature. 
 
Figure 6.11: The output voltage of the voltage reference circuit versus supply 
voltage variation. 
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Obtained 2VTP is applied to the gate of the reference transistor MP3 then it is mirrored 
to the gate of MP4 with the help of n-type (MN1-MN2) current mirror, assuming that 
all transistors are in saturation. With the use of single stage differential amplifier 
formed by MP5 and MP6, Io  is obtained. 
 
Figure 6.12: Square-root circuits using a threshold voltage extractor. 
The output voltage expression of the presented square-root circuit is 
TPPGS V2V2Vout −=                  (6.6) 
TPTP
P
V.2VIo.22Vout −






+β=                (6.7) 
Io.22Vout
Pβ
=                  (6.8) 
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We know that  
P
22
β  is a constant and can be renamed with A, so obtained voltage 
will be equal to, 
Io.AVOUT =                             (6.9) 
Table 6.2: Transistor Ratios of Square-root circuit. 
Transistor Type W(µ m) L(µ m) 
MP1 PMOS 50 1 
MP2 PMOS 50 1 
MP3 PMOS 50 1 
MP4 PMOS 50 1 
MP5 PMOS 50 1 
MP6 PMOS 50 1 
MN1 NMOS 150 1 
MN2 NMOS 150 1 
Table 6.3: Simulation results of Square-root circuit. 
Outputs Obtained Results Expected Results 
2VGSP -2.936 -2.950 
2VTP -2.091 -2.104 
VOUT 0.920 0.848 
Table 6.3 indicates discrepancies dependent on implementation, first one is 2VTP 
voltage error because of the DDA output voltage range limitations and the second 
one is the difference in output voltage caused by the use of one stage differential 
stage (MP5 and MP6) which does not have accurate result. In addition to these, the 
results of hand calculation and simulation results differ because of the iterations that 
Cadence-SpectreS uses.  
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Pβ  is found 1.2mA/V2 so A is calculated 81.6 which can be approximated to 82, the 
simulated output of the square-root circuit is expected to be 820mV because of the 
relation (6.9). After simulation, we have obtained 920mV having %10 error, because 
of the non accurate output of the differencing stage. In order to have stable results 
more accurate output stages can be applied.  
This usage of VTH extractor is not practical so it is not preferred in square-root circuit 
applications especially where the silicon area procession is important. But by 
implementing this type of square-root circuit, we prove that VTH extractor circuits 
can be adapted to various applications.  
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7. PROPOSED VTH EXTRACTORS LAYOUT AND LAYOUT STRATEGY 
It is not simple to achieve simulated VTH value because of process variations and 
mismatches. So, layout techniques should be applied and layouts must be drawn very 
dense for both temperature and element matching (especially for open loop 
OPAMP).  
7.1 Layout Strategy 
In further subsections, the idea of layout placements will be explained in details 
which can be named as layout strategy. Layout strategy hierarchy is determined as: 
area consumption matching, symmetry and biasing. 
7.1.1 Area Consumption 
Generally in circuit layout, most important design parameter is the area consumption. 
Drawing the layout more compact affects the properties like matching and thermal 
gradients in a good way.  
 
Figure 7.1: Layouts of different transistors of same gate length a) three fingered gate 
b) single finger gate 
Simulations of the extractor circuits are realized with single gate transistors of AMS. 
AMS also provides multi-fingered-gate transistors. By using these transistors same 
gate area can obtained. Layout of single gate and three fingered gate transistors are 
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shown in Figure 7.1. Proper transistor selection of the circuit depends on transistor 
dimensions and placement of the circuit. 
7.1.2 Matching  
Matching of the elements in VTH extractor circuit is an important issue while drawing 
the layout. In order to satisfy proper matching conditions, all of the same type of 
elements must be laid in the same direction. 
Transistors in layout are placed as close as possible, provided that design rule check 
restrictions are not violated. Matching of mirrored currents is one of the most 
important issues on circuits design. 
7.1.3 Biasing 
It was shown before that matching of current sources directly affects systems’ 
performance. In schematically representation, current is provided by the diode 
connected MOSFETs placed at the gate of current source transistors. 
In VTH extractor system, bias currents are applied to the gate of the diode connected 
transistors in order to produce required current values.  
7.1.4 Power Routing 
Supply voltages applied to the circuit must be routed with the metal interconnects 
that have minimum sheet resistance. As total current flowing along supply 
interconnect increases, voltage drop also increases. 
In VTH extractor layout, only Metal1 and Metal2 are used and power lines are routed 
with Metal2 which have low parasitic resistance in comprasion with Metal1. Number 
of metal crossing vias is placed as much as possible. 
7.2 Proposed VTH Extractors Layout 
In this chapter, NMOS and PMOS VTH extractor circuit, based on basic arithmetic 
operation, layout implementation is shown. In order to simplify the whole circuit, 
firstly auxiliary component layouts are designed then they are combined. In addition 
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to this, ideal current sources are replaced with two MOSFETs which require bias 
current.  
Both NMOS and PMOS extractor circuit layouts are capable of processing 
W/L=5µm/1µm device under test.  
7.2.1 Auxiliary Components Layout 
Instead of drawing complicated circuit, auxiliary components layouts are drawn first 
then they are combined in appropriate way. 
7.2.1.1 OPAMP Layout 
 
 
Figure 7.2: Schematic representation of OPAMP Layout 
OPAMP layout in Figure 7.3 is formed dependent on the schematic view performing 
AMS process rules. DRC of layout is successful and LVS over the extracted view 
has also success. The whole OPAMP layout covers approximately “54µm x 45µm” 
chip area. 
7.2.1.2 DDA Layout 
As mentioned before, DDA is another auxiliary component which is used to form 
extractor circuit. In schematic representation of DDA have some modifications in 
order to feed circuit from one bias. (See Figure 7.4) 
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Figure 7.3: Layout of OPAMP 
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Figure 7.4: Schematic representation of DDA Layout 
Rules of processing are performed while DDA layout in Figure 7.5 is formed 
depending on the schematic view. So Layout DRC and LVS are successful. The 
whole DDA layout covers approximately “76µm x 92µm” chip area chip area. 
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Figure7.5: Layout of DDA 
 
7.2.2 VTN Extractor Circuit based on Basic Arithmetic Operation Layout 
NMOS VTH extractor circuit layout, based on presented IDPC method, is 
implemented. Layout comes into existence with the use of auxiliary component 
layouts. 
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Figure7.6: Schematic representation of VTN extractor based on basic arithmetic 
operation layout 
In Figure 7.7 shows the layout of the VTN extractor which is formed dependent on the 
schematic in Figure7.6. 
Processing rules are performed so DRC is successful and extracted layout LVS 
matches with the schematic. The whole extractor layout covers approximately 
“165µm x 104µm” chip area. 
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Figure7.7: Layout of VTN Extractor based on basic arithmetic operation 
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7.2.3 VTP Extractor Circuit based on Basic Arithmetic Operation Layout 
The implementation of PMOS VTH extractor circuit is shown in Figure7.8. The layout 
of this circuitry is realized based on presented IDPC method in Figure7.9. Whole 
layout consist auxiliary component layouts which help to realize the structure. 
 
Figure7.8: Schematic representation of VTP extractor based on basic arithmetic 
operation layout 
Processing rules are performed so DRC is successful and extracted layout LVS 
matches with the schematic. The whole extractor layout covers approximately 
“167µm x 104µm” chip area. 
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Figure7.9: Layout of VTP extractor based on basic arithmetic operation 
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8. CONCLUSION 
In this thesis, we have presented the existing methods to obtain threshold voltage of 
MOSFETs in two ways: Current/Voltage Measurement and Automatic Extraction. 
Firstly, we have reviewed several extraction methods currently used to determine the 
threshold voltage value of MOSFETs from their drain current and gate voltage 
measurements either in linear or saturation operation regions. Then, we have 
overviewed the existing automatic extraction circuits.   
New methods for VTH extraction are proposed based on the strong-inversion 
characteristic having the advantages of a very good accuracy.  This method is 
divided into two main subjects based on the arithmetic operation, basic arithmetic 
operation and generalized arithmetic operation. Different implementations of VTH 
extractors, using ICPD (identical current-proportional dimensions), IDPC (identical 
dimensions-proportional current) and Flexible (proportional dimensions-proportional 
current) method, have been discussed for both NMOS and PMOS transistors in basic 
arithmetic operation method. Generalized arithmetic operation is discussed with 
three methods but implementation of the extractors is developed by the means of 
IDPC method to show the extraction of NMOS threshold voltage. All methods are 
also applicable to PMOS with appropriate modifications. 
 The effect of nonidealities associated with MOS transistors such as mobility 
reduction, channel-length modulation, mismatch, body effect and temperature 
dependency has been examined.  
The MOS VTH extractor circuits have been simulated using Cadence-SpectreS 
simulator with AMS 0.35µm CMOS technology. The process, temperature and 
voltage variations are discussed and analyzed. The simulation results show that VTN 
and VTP have high accuracy of almost 100%. The VTN and VTP extractor have ability 
to work between 4.5V to 5V power supply.  
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The direct application of the proposed VTH extractors is MOS transistor 
characterization. Using proposed structures VTH of the transistor under test can be 
automatically measured, referenced to VSS or Ground, respectively. Experimental 
results have indicated that the accuracy of this method is as good as the complicated 
and tedious numerical method.  
The proposed circuits have the capability to extract VTN voltage referenced to VSS 
and VTP voltage referenced to ground. The approximately linear dependencies with 
temperature of the threshold voltage make them suitable for applications like PTAT 
and CTAT sensors. In addition, a square-root circuit based on VTP extractor has been 
implemented to confirm the adaptation capability of the extractors to various 
applications. 
It has been also shown that the VTH extractors can be advantageously applied to 
implement a voltage reference, independent from temperature and power supply 
fluctuations.  
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